

International Journal of Advanced Research in Computer and Communication Engineering ISO 3297:2007 Certified Vol. 7, Issue 4, April 2018

Fault Coverage Analysis Of VLSI Circuits

Athira Viswambharan¹, Mrs.Anitha.A², Mr.S.Mohan³

PG Scholar, Nehru Institute of Technology, Coimbatore¹

Assistant Professor ECE Department, Nehru Institute of Technology, Coimbatore^{2,3}

Abstract: Identifying the faults in the electronic circuits is a hard process. As the complexity of Very Large-Scale Integration (VLSI) is growing testing becomes complex and harder. A malfunctioning circuit is a result of design flaw, manufacturing defects or both. Testing is used as a measure to estimate the quality of design. Hence detecting a flaw more than one time has high degree of fault coverage. Earlier fault models are used to test the digital circuits at gate level or below that level. This project focus on creating a Register Transfer Level (RTL) modeling for the digital circuit and finding out the fault coverage of given test patterns. Fault models are taken based on the observed failures or by analyzing various types of faults. Fault coverage reflects the quality of test vectors with respect to the fault models. For a VLSI system consisting of different modules the overall coverage is a weighted sum of RTL module coverages[17]. Here a device under test is created and fault modelling and simulation is done to obtain the fault coverage. Device under test taken here is an adder circuit which is used to analyze the process, where single Stuck-at-faults are introduced arbitrarily and the test process is carried out using 3- bit sequence pattern. These patterns, which are generated randomly flow through the entire circuit, and compare it with the faults that are present in the components, either at the input or output. During the comparison if the component response and the pattern response are same, then it is considered as a fault free component. If the response differs, they are considered as fault and are recorded. In this manner many patterns detect the same faults or different faults. The fault coverage is then analyzed for the circuit from the simulated result[13]. This entire testing process is analyzed by using tools like MODELSIM & System Verilog. Analysis can be performed on other high-speed adder and multiplier circuits to get the fault coverage.

Keywords: VLSI, RTL (Register Transfer Level), DDS, Gates.

1.INTRODUCTION

All VLSI manufactured chips are tested for identifying defects.Stuck-at fault is widely accepted fault model .Identifying the faults in the electronic circuits is a hard process. Hence, detecting a flaw more than one time has high degree of fault coverage. An RTL fault simulator; which is the core of the methodology, is developed to support RTL testability analysis. It is able to generate quantitative RTL fault Coverage and provide information for test pattern improvement at the RTL level[15].RTL fault coverage and gate level fault coverage are quite similar to each other is.The RTL description is more readable and the gate level combinational circuits implemented by synthesis tools usually contain no redundancy.

Functional testing and structural testing are the two types of testing commonly used. Functional testing is the verification of the functional operation of the design and Structural testing is the actual verification for proper construction of each element in the circuit.[3]

1.1 Fault modeling

Fault modeling can be done in both logical operators and sequencial circuits. When RTL constructs contain logical operators, faults are injected on variables that constitute inputs of such operators. Hardware description languages support both types of sequential elements, latch as well as flip-flop. In both cases, RTL faults are placed on input ports of these components. The basic testing environment is shown in fig 1.1

1.2 Fault simulation

Fault simulation is mainly done to calculate the efficiency of test patterns to detect the faults. There are three types parallel fault simulation, its fault injection and treatment are carried out in parallel, deductive fault simulation, Deductive fault simulation circuit can be deduced the normal state of lead on each circuit can be measured fault, concurrent fault simulation, it is completing the true value in the simulation as well as complete fault simulation, critical path tracing method, the fault simulation is from primary output to primary input ,from the top in the end of the so called critical line tracking[4]

1.3Fault coverage, Testing and verification

Fault coverage is the ability to check how much percentage of fault can be detected during testing.there are different types of coverage, code coverage, branch coverage, statement coverage, fsm coverage, functional coverage. code



International Journal of Advanced Research in Computer and Communication Engineering

ISO 3297:2007 Certified Vol. 7, Issue 4, April 2018

coverage is a measure used to describe the degree to which the source code of a program is executed when a particular test suite runs. Testing is a mechanism to assure quality of a product ,system ,or capability. Verification is the process for determining whether or not a product fulfills the requirement or specification[15]



Fig1.1 Basic Testing Environment

2.DESIGN UNDER TEST

It is important to achieve very high fault coverage (in the 95-100% range) for given circuit with a minimum number of test patterns. The test generation cost depends on the complexity of the circuit. Methods of reducing the complexity of a circuit for testing purposes are referred to as design-for-testability techniques.the dut considered here is ripple carry adder, baugh wooley multiplier, finite state machine. [7]

2.1 Ripple carry adder

A ripple carry adder in fig 2.1 is a digital circuit that produces the arithmetic sum of two binary numbers. It. can be construct with full adders connected in cascaded with the carry output. from each full adder connected to the carry input of the next full adder in the chain. It needs a good circuit and a faulty circuit for testing.



2.2 Baugh Wooley Multiplier

Baugh wooley multiplier was developed to design direct multiplier for twos complement number .Its used for signed numbers multiplication.When multiplying twos complement number directly each of the partial product to be added is a signed number.

2.3 Finite State Machine

A finite-state machine (FSM) in fig 2.3 or finite-state automation, finite automaton, or simply a state machine, is a mathematical model of computation. It is an abstract machine that can be in exactly one of a finite number of states at any given time.



Fig 2.3 State Transition Diagram



International Journal of Advanced Research in Computer and Communication Engineering ISO 3297:2007 Certified

Vol. 7, Issue 4, April 2018

Moore and Mealy machines are both types of finite-state machines, they are equally expressive. a Moore machine is a finite-state machine whose output values are determined only by its current state. This is in contrast to a Mealy machine, whose output values are determined both by its current state and by the values of its inputs.here what I have choosen is the mealy machine. Pattern detector is considered as the mealy machine here. A sequence detector accepts as input a string of bits: either 0 or 1. Its output goes to 1 when a target sequence has been detected.the pattern 1101 has been detected through fsm.

2.4 DDS Verification

Direct Digital Synthesizer (DDS) is a type of frequency synthesizer used for creating arbitrary waveforms from a single, fixed-frequency reference clock. Applications of DDS include: signal generation, local oscillators in communication systems, function generators mixers, modulators sound synthesizers and as part of a digital phase-locked loop. A DDS has many advantages over its analog counterpart, the Phase-Locked Loop (PLL), including much better frequency, improved phase noise, and precise control of the output phase across frequency switching transitions. Disadvantages include spurs due mainly to truncation effects in the NCO, crossing spurs resulting from high order (>1) Nyquist images, and a higher noise floor at large frequency offsets due mainly to the Digital-to-analog converter.



Fig 2.4 Block diagram representation of DDS

3. EXPERIMENT RESULTS

inside DUT					
design is	ok				
		1a=000	b=010	s=010	c=0
inside DUT					
design is	ok				
		2a=111	B=010	3=001	C=1
inside DUT					
design is	oĸ	2100			
ingide DUT		5a-100	D=110	3-010	6-1
design is	ok				
acorgn 10		4a=011	b=101	8=000	c=1
inside DUT					
design is	ok				
		5a=101	b=000	s=101	c=0
inside DUT					
design is	ok				
		6a=000	b=111	s=111	c=0
inside DUT					
design is	ok				
		7a=000	b=001	s=001	c=0
inside DUT					
design is	ox	0110	-101	011	- 1
ingide DUT		0a=110	D=101	3=011	C=1
deelon ie	ok				
		9a=011	b=111	s=010	c=1
inside DUT					
design is	ok				
		10a-100	b=001	s=101	c=0

Fig 3.1 Simulation result of Ripple carry

adder

inside DUT						
design is	ok		1000	b-010		
inside DUT			1a-000	D=010	8-010	0-0
design is	not	ok				
			2a=111	b=010	s=111	c=0
inside DUT						
design is	not	ok				
			3a=100	b=110	s=110	c=0
inside DUT						
design is	not	ok				
			4a=011	b=101	s=111	c=0
inside DUT						
design is	ok					
			5a=101	b=000	s=101	c=0
inside DUT						
design is	ok					
			6a=000	b=111	s=111	c=0
inside DUT						
design is	ok					
			7a=000	b=001	s=001	c=0
inside DUT						
design is	not	ok				
			8a=110	b=101	s=111	c=0
inside DUT						
design is	not	ok				
			9a=011	b=111	s=111	c=0
inside DUT						
design is	ok					
			10a=100	b=001	s=101	c=0

Fig 3.2 Simulation result of Ripple carry adder



International Journal of Advanced Research in Computer and Communication Engineering

ISO 3297:2007 Certified Vol. 7, Issue 4, April 2018



Fig 3.3 Waveform of Ripple Carry Adder

Coverage Sum	mary by Structur	e: Coverage Sumn	ary by	Туре:				
Design Scope 🖪	Coverage (%) 🖪	Weighted Average:	Weighted Average:					
env_adder_top	100.00%	Coverage Type 🖪	Coverage Type • Bins • Hits • Misses •					
i	100.00%	Statement	48	45	3	93.75%		
<u>aa</u>	100.00%	Branch	4	2	2	50.00%		
<u>t</u>	100.00%	FEC Condition	2	0	2	0.00%		
top_sv_unit	47.56%	Toggle	40	40	0	100.00%		
generator	62.50%							
driver	100.00%							
monitor	100.00%							
scoreboard	42.59%							
environment	100.00%							

Fig 3.4 Fault coverage of Environment

Weighted Average:	100.00%			
Coverage Type 🔹	Bins 🔹	Hits 🖣	Misses 🔹	Coverage (%) 🖪
<u>Statement</u>	3	3	0	100.00%
<u>Toggle</u>	20	20	0	100.00%



inside DUI	
design is ok	
-	1a=000 b=010 s=010 c=0
ingide DUT	
design is ok	
design is ok	
	28=111 D=010 S=001 C=1
inside DUT	
design is ok	
	3a=100 b=110 s=010 c=1
inside DUT	
design is ok	
	4a=011 b=101 ==000 c=1
ingide DIT	10-011 0-101 0-000 0-1
Inside Doi	
design is ok	
	5a=101 b=000 s=101 c=0
inside DUT	
design is ok	
	6a=000 b=111 s=111 c=0
inside DUT	
design is ok	
	7a-000 b-001 s-001 c-0
ingide DUT	
design in sh	
design is or	
	8a=110 b=101 s=011 c=1
inside DUT	
design is ok	
	9a=011 b=111 s=010 c=1
inside DUT	
design is ok	
	10a=100 b=001 a=101 c=0

Fig 3.6 Simulation result of Baugh Wooley Multiplier



International Journal of Advanced Research in Computer and Communication Engineering

ISO 3297:2007 Certified Vol. 7, Issue 4, April 2018

inside DUI	
design is ox	1a=000 b=010 s=010 c=0
inside DUT	
design is not ok	
	Ageili Deolo Selli Ceo
ingide Dui	
design is not ok	
	3a=100 b=110 s=110 c=0
inside DUT	
design is not ok	
	4a-011 b-101 s-111 c-0
inside DUT	
design is ok	
	Sa=101 b=000 s=101 s=0
inside DUT	
dealors is ok	
design is on	Sec000 be111 ce111 ce0
Include NTT	08-000 0-111 8-111 0-0
design in ok	
design is or	
	78=000 D=001 S=001 C=0
inside DUT	
design is not ok	
	5c=110 b=101 5=111 c=0
inside DUT	
design is not ok	
	9a=011 b=111 s=111 c=0
inside DUT	
design is ok	
-	10a=100 b=001 s=101 c=0



ê d e	Scope: (av_multi	plier_to	<u>11</u>									
Testplan Design DesUnits	Coverag	e Summa	ry By Li	ostance:									
– 📕 (no coverage)	Sum d	TOTAL	Grad	Corre	Statement 4	Prosch 4	UDP	UDP	FEC	FEC	Trank 4	FSM	FSM
8 <mark>1 88</mark>	oupe .	IUIAL	Cig .	Cole -	oratement .	DIAUCU *	Espression 🔹	Condition *	Expression 🔹	Coaditica 4	Indian .	State +	Trais 4
- donu sv. uni (no coverane)	TOTAL	1000%	•	-	10.00%	10.00%	-	-	-	-	100.00%	-	-
Toku 21 aur (in counde)	<u>u1</u>	1000%	-	-	100.00%	10.00%	-	-	-	-	100.00%	-	-
	<u>n</u> 2	1000%	-	-	10.0%	10.00%	-	-	-	-	100.00%	-	-
	<u>13</u>	10.00%	•	-	100.00%	10.00%	-	-	-	-	100.00%	-	-
	<u>bi</u>	1000%	-	-	10.0%	10.00%	-	-	-	-	100.00%	-	-

Fig 3.8 Fault coverage of Environment

- ferre_adder_top.(/a	100	1001	1111	6302	2011	4233	1000		1100	1011	600
Farry_adder_top/(b)		333		(13)	101	2000	(HH)	001	(101		201
Jerre_adder_top.f/s		333	1001	1515	1000	1233		1001	2010	1010	101
/env_adder_top/i/k						1					
🖬 👍 ferre_adder_bipfaafa	100	000	1111	4000	1011	1000	1000		1100	1011	100
🖬 👍 /err/_adder_top/sa/b	001	212		110	101	200	(111)	201	100		201
🖬 👍 ferre_adder_topfaafs	101	1997	1001	10.00	1000	1000	1000	10.01	2011	1010	101
👍 /err/_adder_top/sa/c		_				1					
Jerry_adder_top/U/s	100			1000	1011	1991	1000		1110	1011	100
///inv_adder_top/til/b	601	212		110	101	200	(au	201	1101	1000	201
Jerra_adder_top/U/s	101	111	1011	1000	303	1991		1001	2010	1010	101
/arry_adder_kop/til/c	0					1					
THE R. LANS.	12.00			-							
The second se	2716		2	re	•	re	•	re	•	na	50 (

Fig 3.9 output waveform of baugh wooley multiplier

Weighted Average:	100.00%			
Coverage Type 🧵	Bins 🖪	Hits 🖪	Misses 🖪	Coverage (%) 🖪
Statement	4	4	0	100.00%
Branch	24	24	0	100.00%
Toggle	152	152	0	100.00%





Fig 3.11 Simulation graph of Pattern Detector

👯 Project - F:,(pattern)	/dff 😑 💠 🖂 🖈 🖾 🗶 Objects 💷 💠 🕬 📩 🖆 🖉 🕺 🧱 Fujpettern/flipflopp.sv (/dff_top/et) - Default *	1///-
Name	StatutType * Viame Value Kinc * Ln#	
modeldut.sv	Swith A de 1 at 5 reg s0.siz	
cenerator.sv	Sett. 6 always ff@(posedge clk.negedge rat)	
	South and Theorem 7 hearing	
State of the state	Processes (Active) + d X	
and renziev	Volt Viame Type (fitere	
-		
🛔 Library 🛛 🛗 Proje	ect × 🖉 sim × 🜗 🕴	
A Transcript		
•	465dut 10=1 g=0 rat=0	
design is ok		
0000		
•	475mod 10=0 g=0 rst=1	
•	475dut 10=0 g=0 rat=1	
design is ok		
0011		
	485mod 10=0 g=0 rat=0	
	485dut 10+0 g+0 rat+0	
design is ok		
0000		
	495mod 10-0 g-0 rst-1	
	495dut 10=0 g=0 rst=1	
design is ok		
• 0011		

Fig 3.12 Simulation report of Pattern Detector



International Journal of Advanced Research in Computer and Communication Engineering

ISO 3297:2007 Certified Vol. 7, Issue 4, April 2018

IJARCCE



Fig 3.13 Coverage of the Environment

▼ Name	StatueType _	Hits	BC Ln≠	
scoreboard.sv	? Syst.	_	1	library ieee;
M register_7.vhd	VHDL		2	use ieee.std logic 1164.all;
M lut_sine.vhd	VHDL	_	3	use ieee.std_logic_unsigned.all;
finforo.sv	Svet.		4	
	Surt		5	
M generation av	Surt -	_	6	entity register 7 is
1				
455		100	tota and A damage	
instance × moject	N 12 1		siyss × Assert	tons X A cover Directives X 36 Covergroups X III wave X M register_7.vnd X
C Transmint				
Transcript				
Transcript	215dut d= 94 q=	0 rst=0		
Transcript # # design is ok	215dut d= 94 g=	0 rst=0		
Transcript design is ok	215dut d= 94 g= 225mod d=226 g=	0 rst=0		
Transcript design is ok	215dut d= 94 q= 225mod d=226 q= 225dut d=226 q=	0 rst=0 0 rst=1 0 rst=1		
Transcript	215dut d= 94 q= 225mod d=226 q= 225dut d=226 q=	0 rst=0 0 rst=1 0 rst=1		
Transcipt	215dut d= 94 q= 225mod d=226 q= 225dut d=226 q= 235mod d= 65 q=	0 rst=0 0 rst=1 0 rst=1 0 rst=1		
<pre>franscript f design is ok design is ok design is ok f </pre>	215dut d= 94 q= 225mod d=226 q= 225dut d=226 q= 235mod d= 65 q= 235dut d= 65 q=	0 rst=0 0 rst=1 0 rst=1 0 rst=1 0 rst=1		
Transcript	215dut d= 94 g= 225mod d=226 g= 225dut d=226 g= 235mod d= 65 g= 235dut d= 65 g=	0 rst=0 0 rst=1 0 rst=1 0 rst=1 0 rst=1		
design is ok design is ok design is ok design is ok	215dut d= 94 q= 225mod d=226 q= 225dut d=226 q= 235mod d= 65 q= 235dut d= 65 q= 245mod d=141 q=	0 rst=0 0 rst=1 0 rst=1 0 rst=1 0 rst=1 0 rst=1		
Transcript	215dut d= 94 q= 225mod d=226 q= 225dut d=226 q= 235mod d= 65 q= 235dut d= 65 q= 245mod d=141 q= 245dut d=141 q=	0 rst=0 0 rst=1 0 rst=1 0 rst=1 0 rst=1 0 rst=0 0 rst=0		
Transcript	215dut d= 94 q= 225mod d=226 q= 225dut d=226 q= 235mod d= 65 q= 235dut d= 65 q= 245mod d=141 q= 245dut d=141 q=	0 rst=0 0 rst=1 0 rst=1 0 rst=1 0 rst=1 0 rst=0 0 rst=0		
<pre># Transcript # # design is ok # # # design is ok # # # # # # # # # # # # # # # # # # #</pre>	215dut d= 94 q= 225mod d=226 q= 225dut d=226 q= 235dut d= 65 q= 245dut d=141 q= 245dut d=141 q= 255mod d=163 q=	0 rst=0 0 rst=1 0 rst=1 0 rst=1 0 rst=1 0 rst=1 0 rst=0 0 rst=0 0 rst=0		

Fig 3.14 Simulation report of DDS



Fig 3.15 Output Waveform of DDS

Coverage Si	ummary by Struct	ure:	Coverage Summ	ary by	Type:		
Design Coverage (%) 4		Weighted Average:				99.61%	
Scope ◀	Coverage (70)		Coverage Type 🔹	Bins ∢	Hits 🔹	Misses 🔹	Coverage (%) 🖪
<u>dff_top</u>	99.61%		Statement	16	16	0	100.00%
<u>al</u>	99.61%		Branch	12	12	0	100.00%
<u>a2</u>	99.61%	Toggle	172	170	2	98.83%	

Fig 3.16 Coverage analysis of DDS



Fig 3.17 Parameter showing the variation of RTL and GATE level coverage



International Journal of Advanced Research in Computer and Communication Engineering ISO 3297:2007 Certified

Vol. 7, Issue 4, April 2018



Number of Test Vectors

Fig 3.18 Graph showing the variation of coverage with test vectors.

Ripple Carry Adder	100%[RTL]
Baugh Wooley Multiplier	100%[RTL]
Pattern Detector	98%[GATE]
Direct Digital Synthesizer	99%[GATE]

Fig 3.19 Analysis table of Circuits

CONCLUSION

A behavioral and structural fault model for an adder circuit,multiplier circui ,finite state machine and an application circuit is designed in this project. The circuit is tested for different test patterns by introducing the concept of fault injection and fault simulation. Fault modeling can be performed on the circuit depending on the type of fault occurring at the input or output side. Simulation is performed using MODEL SIM and different types of coverage can be taken as seen in the output waveform. With this approach an RTL designer can have an estimation of the achieved fault coverage and also it is possible to locate faults at higher level of abstraction. This approach is applied to combinational and sequential circuits. A comparative analysis of fault coverage can be done for these circuits in future.

REFERENCES

- Leela Santhoshi Kurumaddali .(2017) 'Register-Transfer Level Fault Modeling and Test Evaluation Techniques for VLSI Circuits ', International journal for advanced innovative research and technology, ISSN 2348–2370 Vol.09, Issue.05, pp.0661-0669
- [2]Dhiliban.C and Govindaraju.(2016)'Fault simulation and analysis of VLSI Engineering and Technology ,978-1-5090-4556-3978-1-5090-4556
- [3]K R Thilak and S Gayathri. (2015), 'Fault Coverage Analysis Using Fault Model And Functional Testing For DPM Reduction', International Conference on Emerging Research in Electronics, Computer Science And Technology, 978-1-4673-9563-2
- [4]Yan Zhang, Yong Guan and Guohui Wang. (2009), 'Analysis And Comparison of Fault Simulation', International Symposium on Intelligent Ubiquitous Computing And Education, 978-0-7695-3619-4
- [5]A.Ahamadi,S.M Fakhraie and C.Lucas. (2009), 'Behavioural Fault Model For Engineering And Technology, 978-0-7695-3521-0978-1-4244-33346
 Neural Networks ', International Conference on Computer
- [6]N.B Zain Ali M.Zwolinski and A.Ahmadi.(2008),' Delay Fault Modelliing /Simulation using VHDL/AMS in Multi –Vdd Systems ',International Conference on Microelectronics ,978-1-4244-1881-7978-1-4244-1882-4
- [7]P. A. Thaker, V. D. Agrawal and M. E. Zaghloul.(1999), 'Validation Vector Grade (VVG): A New Coverage Metric for Validation and Test', Proc. 17th IEEE VLSI Test Symposium, 1093-0167

[8]E. M. Rudnick, R. Vietti, A. Ellis, F. Corno, P. Prinetto and M. S. Reorda. (1998), 'Fast Sequential Circuit Test Generation Using High-Level and Gate-Level Techniques', Proc. IEEE European Design Automation and Test Conference, 0-8186-8359-7

[9]Weiwei Mao and Ravi K Gulati.(1996),'Improving Gate Level Fault Coverage By RTL Fault Grading', International Test Conference, 1089-3539

[10]Y Torroja, T.Reizgo and E de la Torre ND J.Uceda. (1991), 'A Comparative Analysis of Different Fault Simulation Techniques For VLSI Circuits Testing', IEEE IECON, 0-87942-688-8

[11]Eltayeb S. Abuelyaman and Nacer E. Hedroug.(1990),' A Frame work for testing 89,CH2785
Stuck-open fault in CMOS LSI/VLSI Circuits', IEEE ,

[12]PC Ward and JR Armstrong. (1990),' Behavioural Fault Simulation in VHDL', IEEE Design Automation Conference, 0738-100X

[13]S. C. Seth, V. D. Agrawal and H. Farhat. (1990), 'A Statistical Theory of Digital Circuit', IEEE Trans. On Computers, vol. 39, no. 4, pp. 582-586.

[14]Paul Erath and Robert Loretz.(1989),' A Modern Approach to Digital FaultSimulation', IEEE CH256

[15]Tpan Chakraboty and Sumit Ghosh.(1988), 'On Behaviour Fault Modelling For Combinational Digital Designs', International Test Conference, 593-600

- [16]Sami A Al-arian and Dharma P Agrawal.(1987), 'Physical Failures and The Fault Models CMOS Circuits', leee Transactions on Circuits and Systems, 269 – 279
- [17] John P Hayes (1982), 'A Fault Simulation Methodology For VLSI', 19th Design Automation Conference, 0420-0098/82 393-399 .